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Improved Capacitance Multiplier Circuit 
is
The problem: 
Capacitance-multiplier circuits create a much larger 
capacitance than is possible with capacitors of an equiv-
alent physical size. They have many applications in min-
iature circuits, such as in integrators, sample-and-hold 
circuits, and phase-locked loops. However, their use has 
been restricted because of their limited dynamic range. 
Conventional capacitance-multipliers amplify signal volt-
age by approximately the same factor as they increase 
capacitance. The output-voltage rating of amplifiers in 
the capacitance-multiplier circuit therefore limits the 
maximum input voltages. 
The solution: 
An improved circuit multiplies capacitance without 
increasing the overall circuit gain. In addition, the circuit
may be designed to include a lag or a lead/lag transfer 
function and an independent gain adjustment. 
How it's done: 
The basic circuit for the improved capacitance-
multiplier is shown in Figure 1. An operational amplifier 
is connected in a differential configuration. One terminal, 
with an integrating capacitor C, receives the input signal 
through a resistor. The other terminal is connected to 
the input signal across two resistors, R 1
 and R2 ; the 
junction between these is connected to the amplifier 
output. The effective capacitance C o of the circuit is 
Co - C 
(R1+R2) 
R2 
Figure 1. Basic Capacitance-Multiplier Circuit
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Figure 2. Capacitance-Multiplier Circuit With Additional Features 
In Figure 2 the circuit has been modified to include 
a lag filter (R) and a lead/lag filter (R). Resistors Ra 
and Rb have been added to allow independent control 
of the circuit gain. This circuit has been used in a phase-
locked loop filter that required a long time constant. It 
has allowed the capacitance to be increased by a 
considerable factor of 5 without amplifying the signal 
voltage. 
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